RocketBoards- Home
- Documentation
- Community
- Projects
- Boards
- Agilex 5 SoC
- Agilex 7 SoC
- Arria 10 SoC
- Nallatech 385A - Arria 10 FPGA Network Accelerator Card
- Nallatech 385A-SoC Accelerator Card with Arria 10 FPGA
- ALARIC Instant DevKit ARRIA 10 SoC FMC IDK by REFLEX CES
- Altera Arria 10 SoC Virtual Platform
- Altera Arria 10 SoC Board
- Nallatech 510T compute acceleration card with Intel Arria 10 FPGA
- REFLEX CES Achilles Arria 10 SoC SOM
- Terasic Arria10 SoC Board : HAN Pilot Platform
- Arria V SoC
- Cyclone V SoC
- Altera Cyclone V SoC Board
- Arrow SoCKit User Manual - July 2017 Edition
- Arrow SoCKit User Manual - November 2019 Edition
- Arrow SoCKit Evaluation Board
- Atlas-SoC Development Platform
- Critical Link MitySOM-5CSx Development Kit
- Cyclone V Ethernet driver problems
- DE10-Nano Development Board
- Terasic DE10-Standard Development Kit
- Devboards DBM-SoC1 module
- Devboards DBM-SoC2 module
- EBV SoCrates Evaluation Board
- Enclustra Mercury SA1 SoC Module
- Enterpoint Drigmorn 5
- Enterpoint Larg 2
- Altera Cyclone V SoC Development Platform
- Mpression Helio SoC Evaluation Kit by Macnica
- Mpression Sodia Evaluation Board by Macnica
- ARIES Embedded - MCV System on Module
- Mpression Borax SOM Module and Development Kit by Macnica
- Enterpoint Mulldonoch 3
- Networked Pro-Audio FPGA SoC Development Kit by Coveloz
- NOVPEK™CVLite
- NOVSOM®CV
- NOVSOM®CVLite
- NovTech IoT Octopus™
- NovTech NetLeap™
- Enterpoint Raggedstone 4
- Solectrix SMARC compliant System-on-Module
- Terasic DE1-SoC Development and Education Board
- Stratix 10 SoC
- Find a Board
- News
Configuration
Board(s):
Altera Cyclone V SoC BoardTools Version(s):
14.1- Select a different Task
Recent Changes
-
Building Bootloader for Agilex 5
Building latest bootloaders for Agilex 5 SoC Devices -
GSRD for Agilex 7 I-Series Transceiver-SoC DevKit (4x F-Tile)
Golden System Reference Design for DK SI AGI027FB and DK SI AGI027FA -
Building Bootloader for Cyclone V and Arria 10
Information abut latest bootloaders for Cortex A9 based SoC FPGA devices -
Arria 10 SoC GSRD
Arria 10 SoC Golden System Reference Design - Intel FPGA HPS Embedded Software Release Notes
This page needs tagging. Please add keywords describing what this page is about.
Overview
This page demonstrates how to program the FPGA by using the Quartus II Programmer tool, that is installed by default with the SoC EDS. The instructions are for the Cyclone V SoC Development kit, but a similar flow can also be used for Arria V SoC Development Kit. Note: Before re-programming the FPGA fabric, make sure that the FPGA2HPS bridges (f2sdram, axi) are disabled, and that there is no software on HPS that may access the FPGA. This includes shutting down applications that access soft IP and also unloading any soft IP Linux kernel modules. Failure to do so will cause the system to behave in a non-deterministic way and most likely it will crash.Prerequisites
1. Retrieve and extract the Cyclone V GHRD archive to the home folder$ cd ~ $ wget https://releases.rocketboards.org/2014.12/gsrd/hw/cv_soc_devkit_ghrd.tar.gz $ tar xvzf cv_soc_devkit_ghrd.tar.gz2. Use the instructions from Compiling the Hardware Design to compile the FPGA design. 3. Setup the board as described in Booting Linux. Do not insert the SD card or boot Linux.
Procedure
1. Start the Quartus II Programmer Tool$ ~/altera/14.1/qprogrammer/bin/quartus_pgmw
2. In Quartus Programmer, click the Hardware Setup button. This will open the Hardware Setup window.
3. In the Hardware Setup window Select the USB Blaster device instance in the window that appears, by double-clicking it then click Close
4. In Quartus Programmer, click the Autodetect button. This will open the Select Device window.
5. Select the device and click OK to close the window.
6. In Quartus Programmer select the line showing the FPGA device.
7. Right click the line with the FPGA device and select Change File from the menu.
8. Browse to ~/cv_soc_devkit_ghrd/output_files/soc_system.sof and click Open
9. Check the Program/Configure checkbox .
10. Click the Start button. This will configure the FPGA.
11. The top right corner will display the status of the operation.
© 1999-2024 RocketBoards.org by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
This website is using cookies. More info.
That's Fine