RocketBoards- Home
- Documentation
- Community
- Projects
- Boards
- Agilex 5 SoC
- Agilex 7 SoC
- Arria 10 SoC
- Nallatech 385A - Arria 10 FPGA Network Accelerator Card
- Nallatech 385A-SoC Accelerator Card with Arria 10 FPGA
- ALARIC Instant DevKit ARRIA 10 SoC FMC IDK by REFLEX CES
- Altera Arria 10 SoC Virtual Platform
- Altera Arria 10 SoC Board
- Nallatech 510T compute acceleration card with Intel Arria 10 FPGA
- REFLEX CES Achilles Arria 10 SoC SOM
- Terasic Arria10 SoC Board : HAN Pilot Platform
- Arria V SoC
- Cyclone V SoC
- Altera Cyclone V SoC Board
- Arrow SoCKit User Manual - July 2017 Edition
- Arrow SoCKit User Manual - November 2019 Edition
- Arrow SoCKit Evaluation Board
- Atlas-SoC Development Platform
- Critical Link MitySOM-5CSx Development Kit
- Cyclone V Ethernet driver problems
- DE10-Nano Development Board
- Terasic DE10-Standard Development Kit
- Devboards DBM-SoC1 module
- Devboards DBM-SoC2 module
- EBV SoCrates Evaluation Board
- Enclustra Mercury SA1 SoC Module
- Enterpoint Drigmorn 5
- Enterpoint Larg 2
- Altera Cyclone V SoC Development Platform
- Mpression Helio SoC Evaluation Kit by Macnica
- Mpression Sodia Evaluation Board by Macnica
- ARIES Embedded - MCV System on Module
- Mpression Borax SOM Module and Development Kit by Macnica
- Enterpoint Mulldonoch 3
- Networked Pro-Audio FPGA SoC Development Kit by Coveloz
- NOVPEK™CVLite
- NOVSOM®CV
- NOVSOM®CVLite
- NovTech IoT Octopus™
- NovTech NetLeap™
- Enterpoint Raggedstone 4
- Solectrix SMARC compliant System-on-Module
- Terasic DE1-SoC Development and Education Board
- Stratix 10 SoC
- Find a Board
- News
Projects
Recent Changes
-
Multiprocessor Nios V/m system: creating your first GeMRTOS application
Quick Start Guide on how to create a multiprocessor system with Nios V processor and GeMRTOS support -
Intel® Agilex® 7 I-Series Transceiver-SoC Development Kit (4x F-Tile) System Example Design With IEEE1588 PTP (25GE/10GE 2-Port)
-
Setting up and Using Bridges on Agilex 7 SoC
-
Agilex 7 SoC With eMMC Storage On HPS
-
Stratix 10 SoC with eMMC Storage on HPS
Table of Contents
| State: | planned |
|---|---|
| Members: | StevenKravatsky |
Overview
This reference design is an example that shows how to use both the HPS and FPGA portion of the SoC concurrently to implement a complex function. The video decode and server portion of the design are implemented on the dual core Cortex-A9 processor while the alpha blending mixer is implemented in the FPGA. Two streams of MPEG2 encoded video are read from the SD card file system. They are then decoded to RGB video by the two ARM Cortex-A9 cores. The decoded video streams are then sent via DMA to the Video IP chain within the FPGA. The two video streams are mixed with a logo layer and a background layer and then sent to the video output block. The video server and VIP demo were implemented quickly by taking advantage of open-source code such as libmpeg2, a MPEG 2 decoder. Standard Linux offerings including a file system management and threading were also utilized. In this system. Two 640x480 video files (.m2v) are read out of the SD card and decompressed for shipment to the frame buffer (DDR3) on the FPGA side. Note that both sides are utilizing their DDR3 controllers. On the FPGA side, Altera's VIP suite was used to quickly implement an alpha blending mixer of a full HD background, "Moving Pictures" and a logo within the HD frame. Note that management of the VIP blocks (such as position) are also being handled by the ARM. This reference design was created by Terasic. To see a youtube demo click on the following link http://www.youtube.com/watch?feature=player_embedded&v=jko4n26ITrE For more information please click on the link below.. http://sockit_support.terasic.com To obtain the design source code please send an email to support@terasic.comBlock Diagram
Demo Instructions
© 1999-2024 RocketBoards.org by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
This website is using cookies. More info.
That's Fine