Hardware Libraries  20.1
Stratix 10 SoC Hardware Manager
 All Data Structures Files Functions Variables Typedefs Enumerations Enumerator Macros Groups
alt_dma_periph.h
1 /******************************************************************************
2  *
3  * Copyright 2015,2017 Altera Corporation. All Rights Reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are met:
7  *
8  * 1. Redistributions of source code must retain the above copyright notice,
9  * this list of conditions and the following disclaimer.
10  *
11  * 2. Redistributions in binary form must reproduce the above copyright notice,
12  * this list of conditions and the following disclaimer in the documentation
13  * and/or other materials provided with the distribution.
14  *
15  * 3. Neither the name of the copyright holder nor the names of its contributors
16  * may be used to endorse or promote products derived from this software without
17  * specific prior written permission.
18  *
19  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
20  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
21  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
22  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
23  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
24  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
25  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
26  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
27  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
28  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
29  * POSSIBILITY OF SUCH DAMAGE.
30  *
31  ******************************************************************************/
32 
33 /*
34  * $Id: //acds/main/embedded/ip/hps/armv8/hwlib/include/soc_s10/alt_dma_periph.h#1 $
35  */
36 
37 #ifndef __ALT_DMA_PERIPH_H__
38 #define __ALT_DMA_PERIPH_H__
39 
40 #ifdef __cplusplus
41 extern "C"
42 {
43 #endif
44 
54 typedef enum ALT_DMA_PERIPH_e
55 {
56  ALT_DMA_PERIPH_FPGA_0 = 0,
57  ALT_DMA_PERIPH_FPGA_1 = 1,
58  ALT_DMA_PERIPH_FPGA_2 = 2,
59  ALT_DMA_PERIPH_FPGA_3 = 3,
60  ALT_DMA_PERIPH_FPGA_4 = 4,
61  ALT_DMA_PERIPH_FPGA_5 = 5,
63  /* The Following 2 lines can be used for either FPGA or I2C_EMAC2. The
64  * selection is made during DMA_init(), and the other peripheral will
65  * not be available. */
66  ALT_DMA_PERIPH_FPGA_6 = 6,
67  ALT_DMA_PERIPH_I2C_EMAC2_TX = 6,
68  ALT_DMA_PERIPH_FPGA_7 = 7,
69  ALT_DMA_PERIPH_I2C_EMAC2_RX = 7,
71  ALT_DMA_PERIPH_I2C0_TX = 8,
72  ALT_DMA_PERIPH_I2C0_RX = 9,
73  ALT_DMA_PERIPH_I2C1_TX = 10,
74  ALT_DMA_PERIPH_I2C1_RX = 11,
76  ALT_DMA_PERIPH_I2C_EMAC0_TX = 12,
77  ALT_DMA_PERIPH_I2C_EMAC0_RX = 13,
79  ALT_DMA_PERIPH_I2C_EMAC1_TX = 14,
80  ALT_DMA_PERIPH_I2C_EMAC1_RX = 15,
82  ALT_DMA_PERIPH_SPI0_MASTER_TX = 16,
83  ALT_DMA_PERIPH_SPI0_MASTER_RX = 17,
84  ALT_DMA_PERIPH_SPI0_SLAVE_TX = 18,
85  ALT_DMA_PERIPH_SPI0_SLAVE_RX = 19,
86  ALT_DMA_PERIPH_SPI1_MASTER_TX = 20,
87  ALT_DMA_PERIPH_SPI1_MASTER_RX = 21,
88  ALT_DMA_PERIPH_SPI1_SLAVE_TX = 22,
89  ALT_DMA_PERIPH_SPI1_SLAVE_RX = 23,
91  ALT_DMA_PERIPH_STM = 26,
93  ALT_DMA_PERIPH_UART0_TX = 28,
94  ALT_DMA_PERIPH_UART0_RX = 29,
95  ALT_DMA_PERIPH_UART1_TX = 30,
96  ALT_DMA_PERIPH_UART1_RX = 31
97 }
98 ALT_DMA_PERIPH_t;
99 
100 #ifdef __cplusplus
101 }
102 #endif
103 
104 #endif /* __ALT_DMA_PERIPH_H__ */